Abstract-High-heat-flux removal is critical for the nextgeneration electronic devices to reliably operate within their temperature limits. A large portion of the thermal resistance in a traditional chip package is caused by thermal resistances at interfaces between the device, heat spreaders, and the heat sink; embedding the heat sink directly into the heat-generating device can eliminate these interface resistances and drastically reduce the overall thermal resistance. Microfluidic cooling within the embedded heat sink improves the heat dissipation, with two-phase operation offering the potential for dissipation of very high heat fluxes while maintaining moderate chip temperatures. To enable multichip stacking and other heterogeneous packaging approaches, it is important to densely integrate all fluid flow paths into the device; volumetric heat dissipation emerges as a performance metric in this new heat sinking paradigm. In this paper, a compact hierarchical manifold microchannel design is presented that utilizes an integrated multilevel manifold distributor to feed coolant to an array of microchannel heat sinks. The flow features in the manifold layers and microchannels are fabricated in silicon wafers using deep reactive-ion etching. The heat source is simulated via Joule heating using thin-film platinum heaters. The on-chip spatial temperature measurements are made using four-wire resistance temperature detectors. The individual manifold layers and the microchannel-bearing wafers are diced and bonded into a sealed stack via thermocompression bonding using gold layers at the mating surfaces. Thermal and hydrodynamic testing is performed by pumping the dielectric fluid HFE-7100 through the device at a known flow rate, 
I. INTRODUCTION
T HE continuing miniaturization of electronic devices and increasing die-level heat fluxes requires thermal management technologies that can provide the necessary cooling capacity while maintaining chip temperatures within allowable limits. High-power computing, switching, and radar electronics have reached power densities above 100 W/cm 2 , with future systems projected to reach 1000 W/cm 2 [1] . Optical devices such as laser diodes and photovoltaic systems also need proper thermal management to perform at design specifications and to achieve their desired reliability [2] - [4] . Traditional heat dissipation has relied on heat spreaders; however, heat spreading is not a solution in cases where the heat is generated over a large fraction of the chip surface area. Furthermore, the volumetric heat density becomes a concern with increasing levels of integration, such as 3-D stacking of devices in data centers [5] , which requires a more compact cooling system. Integrated motor drives offer higher power density but similarly raise operating temperature concerns [6] .
Microchannel heat sinks have been shown to dissipate high heat fluxes at moderate chip temperatures for electronics cooling applications. In their pioneering work, Tuckerman and Pease [7] experimentally tested a silicon microchannel heat sink. The 50-μm-wide and 302-μm-deep channels were wet etched using potassium hydroxide (KOH), and the simulated heat load was applied to the base of the channels using thin-film tungsten silicide (WSi 2 ) resistors. The silicon heat sink was bonded to a glass top cover using anodic bonding. Heat fluxes up to 790 W/cm 2 were dissipated over a 10 mm × 10 mm area using single-phase water as the working fluid at pressure drops up to 214 kPa. Many studies have since 2156 -3950 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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shown that microchannel heat sinks are a viable technology for electronics cooling applications [8] , [9] . The performance of microchannel heat sinks can be improved by allowing the working fluid to undergo a phase change in the channels. For most fluids, the latent energy absorbed during evaporation is orders of magnitude larger than the specific heat capacity associated with moderate temperature rises. Two-phase microchannel heat sinks yield more uniform temperature along the channel length because evaporation is an isothermal process at a given pressure. Achieving complete evaporation of the coolant in heat sinks is unfeasible because local dry out-when the vapor is in contact with the channel wall-results in extreme temperature spikes. To support extremely high heat fluxes, high fluid flow rates are required to prevent dry out but it may lead to exorbitant pressure drops. One heat sink design approach to overcome this challenge is to use a manifold which delivers the flow to the channels at multiple locations along their length thereby reducing the effective flow length-this design is termed a manifold microchannel (MMC) heat sink.
Harpole and Eninger [10] developed a numerical model to solve for the temperature distribution in MMC heat sinks during the single-phase operation. The model was used to optimize the geometric parameters for the dissipation of high heat fluxes over a 10 mm × 10 mm area using a water/methanol mixture as the working fluid. The design called for smalldiameter, high-aspect-ratio channels fed by a manifold that distributed the flow to the channels at multiple locations along the flow length. The optimal design had channels between 7 and 15 μm wide and ∼167 μm deep, and a manifold with 200-μm-wide inlets and outlets spaced by a center-tocenter distance (i.e., the effective flow length) of ∼333 μm. The design was demonstrated by wet-etching microchannels (9 μm wide and 334 μm deep) and manifold features in silicon using KOH. The manifold and microchannels were joined and sealed using diffusion bonding. Due to this initial demonstration, many numerical and experimental studies have shown that MMC heat sinks are a high-performance heat sink design for single-phase operation [11] - [14] . The two-phase cooling is more efficient than the single-phase cooling because it exploits the latent heat of vaporization, resulting in a higher heat dissipation per fluid mass. Although it is less commonly studied than single-phase approaches, the two-phase cooling in MMC heat sinks has been successfully demonstrated [15] .
In addition to investigate and optimize the channel geometries, a number of studies have demonstrated the importance of manifold designs and dimensions on the overall performance of MMC heat sinks [16] - [21] . The proper manifold design is required to prevent significant flow maldistribution to the channels; this is a concern for all microchannel heat sinks but is especially important in MMC heat sinks due to a large number of parallel flow paths. The flow maldistribution can cause drastic performance differences between channels which can result in large temperature gradients across the chip surface. During the two-phase operation, the intrinsic flow instability mechanisms can lead to exacerbated flow maldistribution [22] - [24] .
Hierarchical manifolds distribute the flow from a single inlet/outlet to the heat sink using a series of branching flow paths. This allows the manifold to be designed such that the hydraulic resistance of each flow path is similar, which results in an even flow distribution. Brunschwiler et al. [25] demonstrated a direct liquid-jet-impingement cold plate with a nozzle array. They designed a vertical hierarchical manifold structure to minimize the hydraulic resistance of the flow path from the top inlet to the bottom inlet 30-μm-diameter nozzle array and achieved a pressure drop of 35 kPa from the single-phase operation. Calame et al. [26] designed horizontally hierarchical branched microchannels with different levels of hierarchies and achieved an average heat flux dissipation of 960 W/cm 2 using water. Dang et al. [27] and Schultz et al. [28] designed an embedded radially expanding hierarchical microchannel heat sink for two-phase cooling of 3-D stacked chips.
Advancements in microelectromechanical systems fabrication methods have allowed more flexibility in microchannel heat sink design. Deep reactive-ion etching (DRIE) techniques have been used to fabricate high-aspect-ratio microchannels having a complex channel/manifold flow profiles [29] - [31] . Hermetic sealing throughout the system has been achieved using a variety of bonding techniques including fusion [32] , anodic [33] , eutectic [34] , and thermocompression [35] . Alternative bonding materials such as photoresist (PR) [36] and adhesive tapes [37] have also been used to achieve fluidic sealing.
Recently, we demonstrated the fabrication and testing of a hierarchical MMC heat sink in two-phase operation [38] . Heat fluxes up to 1020 W/cm 2 were dissipated over a 5 mm × 5 mm area by flowing the dielectric working fluid HFE-7100 through a 3×3 array of embedded, high-aspect-ratio microchannel heat sinks. Despite this extreme level of heat flux dissipation based on the heat input footprint area, the manifold was attached to the heat sink as a separate component that increased the system size. In this paper, an MMC heat sink is developed with an embedded, compact hierarchical manifold that significantly reduces the envelope of the flow features. Fabrication of all flow features in silicon using DRIE allows a dense 9 × 9 array of embedded microchannel heat sinks to be aligned and thermocompression bonded to the hierarchical manifold layers. Microheaters and resistance temperature detectors (RTDs) are patterned directly on the microchannel wafer; these individually addressable devices provide heating and local temperature sensing. The hydrodynamic and thermal performances of the heat sink are characterized for a range of flow rates; the efficacy of the design is evaluated based on the volumetric heat dissipation within the system envelope.
II. DEVICE FABRICATION A. Hierarchical Manifold Microchannel Heat Sink Array Design
In a hierarchical MMC heat sink array, fluid is delivered to an array of microchannel heat sinks using a multilevel manifold, as shown schematically in Fig. 1(a) . The manifold consists of multiple layers that split the flow into gradually finer features. Maximum granularity occurs at the channel inlet/outlet plenum, where the flow is delivered to the individual microchannel heat sinks, each having an effective flow length that is significantly shorter than the overall length of the channel. In this paper, a 9 × 9 array of microchannel heat sinks is etched into a single silicon die with a total heated area of 5 mm × 5 mm. Each of the 81 heat sinks consists of 18 high-aspect-ratio microchannels that are 19 μm wide and 150 μm deep. The detailed dimensions of the plenum and microchannels are shown in Table I . The base thickness is the thickness of the silicon substrate at the bottom of the microchannels.
A 3-D drawing of the hierarchical MMC heat sink array used in this paper is shown in Fig. 1(b) . The manifold comprises four silicon wafers (A-D), each etched from both sides, for a total of eight feature levels (1-8), as shown in Fig. 1(b) . The fluid enters the manifold at Level 1 (Wafer A) where there is a single inlet; as the fluid travels through Levels 2-Level 8 (Wafers A-D), it is gradually split into finer flow paths. After reaching Level 8, where there is a distinct inlet plenum feature for each of the 81 microchannel heat sinks, the fluid enters the microchannels (Wafer E) and turns 90°, i.e., flows parallelly to the wafer surface. The fluid is heated by microfabricated heaters (top surface of Wafer E) as it flows through the microchannels. After traveling along the length of the channels, the fluid turns 90°and exits back through the manifold, where the fluid is recollected from the channel outlet plenums (Level 8) into a single fluid exit (Level 1).
B. Heater and Sensor Layout
The heater and RTD sensor layout are designed to provide a uniform background heat flux and local temperature measurements over the 5 mm × 5 mm die area. For ease of fabrication, the heaters and RTDs are deposited and patterned at the same time. Because all the features are constrained to the same plane, the heaters and RTDs-and their traces-cannot overlap. The heater consists of a 3 × 3 array of individually addressable heaters; all traces have the same width and are equally spaced across the entire heated area as shown in Fig. 2 . In addition, metal pads of low resistivity are periodically patterned on top of the heaters to achieve a more uniform heat flux by creating heating elements that are periodic in both horizontal and vertical directions. RTDs are placed between the lines of the heaters; each heater footprint area contains two RTDs for a total of 18 temperature measurements across the die surface. All RTDs are connected using the fourwire technique to eliminate the lead wire resistance from the measured resistance.
Electromigration has been shown to create voids and hillocks on metals due to the movement of ions under bias and is likely to happen at large current densities and high temperatures [39] . Electromigration can be avoided by increasing heater resistance, which results in lower current densities for a given power. However, a higher resistance will require a higher voltage and this may cause a dielectric breakdown. Therefore, the resistances of the heaters are designed based on both the electromigration limit (10 7 A/cm 2 ) and breakdown voltage limit of the dielectric layer (200 V for 200 nm SiO 2 ). An individual heater of 333 satisfies these requirements, as both the current density and the voltage are below the limits at the heater design flux of 1 kW/cm 2 . Platinum (Pt) is chosen as the heater/sensor material as it has strong resistance to oxidation and other chemical reactions. In addition, the electrical resistance of Pt is linear with respect to temperature over the expected operating range, making it a good candidate for RTDs [40] . Gold (Au) is chosen as the lead wire material to minimize the heat generation in the leads and for robust connections to the printed circuit board (PCB) using Au wire bonding.
C. Microchannel Plate and Manifold Plate Fabrication
The overall fabrication processing flow is as follows: 1) bottom-side etching of the microchannel plate and manifold plates; 2) top-side heater and RTD patterning on the Overall fabrication flow is as follows: 1) bottom manifold and microchannel etch; 2) top manifold and microchannel etch and heater/RTD patterning; and 3) interface metallization, assembly, and bonding of all chips (not to scale, refer to Fig. 1(b) for wafer labels A-E and level numbers 1-8). microchannel plate and etching of the manifold plates; and 3) metallization and bonding, as shown in Fig. 3 . The microchannel wafer fabrication process, which is outlined in Fig. 4(a) , begins by etching the microchannel features into the bottom side of a 300-μm-thick, 4-in-diameter silicon wafer. A single wafer yields 12 dies, each 20 mm × 20 mm in size. The channels occupy the center 5 mm × 5 mm footprint area of the die, with the remaining area available for top-side traces, wire-bond pads, and mounting of the wafer to a PCB. The wafer is cleaned using piranha solution, and a 2-μm-thick silicon dioxide (SiO 2 ) hard mask layer is thermally grown on the wafer. Photolithography was Table II . Once the channels are etched, the PR and SiO 2 layers are removed using PRS2000 and buffered oxide etch (BOE), respectively. Heater and RTD patterns are fabricated directly on the top side of the microchannel wafer. After the microchannel etch process, a 200-nm-thick layer of SiO 2 is thermally grown on the wafer as a dielectric barrier. The same photolithography procedures as for the microchannel patterning are employed, and the backside alignment was used to align the heater and RTD patterns with respect to the microchannels. Once the patterns are defined, 5 nm of titanium (Ti) and then 20 nm of Pt are deposited via the electron beam evaporation (CHA Industries, Inc., St. Charles, IL, USA). This was done at a pressure level of 2.0 × 10 −6 torr, and the deposition rate was 1.0 Å/s. A liftoff process is performed by stripping off the PR using PRS2000. To fabricate the heater and RTD lead wires, this lithography procedure is repeated with two differences: the trace locations are defined using a new mask, and the metal depositions are 10 nm of Ti and then 400 nm of Au.
Because the hierarchical manifold requires a large number of layers for flow distribution, etching features into both sides reduce the required number of wafers and bonding interfaces, while also mitigating the risk for misalignment between layers. Two levels are fabricated in each wafer, by etching from the bottom side and then from the top side, with the patterns from the two levels meeting at the middle of the wafer. The processing steps in manifold wafer fabrication are shown in Fig. 4(b) . The 500-μm-thick wafers are cleaned and oxidized with a 2-μm-thick SiO 2 layer. The fabrication procedure follows that used for the microchannel etch, and the same procedure is repeated on the opposite side of the wafer. The backside lithography is used to align with the features already etched in the wafer. 
D. Assembly and Integration
All layers of the manifold and microchannels are joined to seal surfaces between the fluid routing features and prevent fluid from bypassing the microchannels. An evaluation of thermocompression bonding was performed using two dummy silicon wafers, one containing through plenum features and another with etched microchannels (nominally 15 μm × 150 μm). The samples were thermocompression bonded, diced, and the open plenum features sealed to evaluate the leakage rate of helium. The leakage rate was measured to be <1.3 × 10 −7 atm·cc/s across four samples. The bonds were also subjected to 500 temperature cycles (MIL-STD-883, Condition B, −55°C to +125°C) without failure. Based on these hermiticity results and visual inspection, thermocompression bonding was selected as the sealing method for the test samples used in this paper.
Prior to bonding, the microchannel and manifold wafers are cleaned using piranha solution. After cleaning, a 50 nm of Ti and 500 nm of Au are deposited on both sides of the manifold wafers using a magnetron sputtering system (MANTIS Deposition CUSP-Series); the Ti layer is used to increase adhesion of the subsequent Au layer. The sputtering system pressure during deposition is held at 7.3 × 10 −3 torr, and the dc deposition current is 0.1 A. The sample is rotated during deposition to improve uniformity across the wafer. The microchannel wafer is coated using the same deposition process on the channel side. The wafers are then diced into 20 mm × 20 mm dies for bonding (Disco DAD-2H/6 Dicing Saw). Fig. 6(a) -(e) shows the metallized and diced dies.
A custom-made, Macor ceramic assembly fixture is used to align the microchannel die and manifold dies during thermocompression bonding. The assembly and alignment are completed in a clean room to prevent any contamination at the interfaces. Once the manifold and microchannel dies are stacked in order, as shown in Fig. 6(a) -(e), the fixture is installed in the vacuum chamber of a bonding facility. Bonding is performed by heating the assembly stack to 350°C while compressing at a pressure of 500 kPa for 1 h. The assembled fluid features, including the hierarchical manifold (dies from Wafers B-E), are confined to a 5 mm × 5 mm × 2.3 mm working envelope. After thermocompression bonding, the die assembly is attached to the underside of a custom-designed PCB using adhesive tape. The heaters and RTDs are then electrically connected to the PCB bond pads using gold wire bonds as shown in Fig. 6(f) . Each of the background heaters and RTDs is wire bonded (West-Bond 7400A Ultrasonic Wedge Bonder) separately such that they can be addressed and monitored individually. A dummy chip is prepared to confirm the reliability of the custom heaters and RTDs at the maximum operating temperature. A constant current density (4.8 × 106 A/cm 2 ) was applied to the base heater, and the chip temperature was monitored by the central RTD. The temperature recorded by the RTD was initially at 155°C but decreased rapidly within the first few hours as the heater resistance decreased. Because the heater resistance would be expected to increase if degraded by electromigration, this reduction in the heater resistance is attributed to an annealing effect caused by Joule heating. Afterward, the temperature remains stable at 138°C ± 2°C, and the resistance of heater slowly increases by 1% over a period of 378 h, which causes a slight temperature increase due to the increased heating power at constant current density; no failure was observed. To calibrate the heater resistance before testing, heaters are annealed at 180°C in a laboratory oven for 24 h.
To characterize the manifold feature alignment, one sample was diced normal to the flow direction in the microchannels, polished, and imaged using a microscope, as shown in Fig. 7 . The arrows indicate the inlet fluid path through the manifolds. The results reveal that there are no gaps between the plates and that the flow features are aligned within a few micrometers.
III. EXPERIMENTAL METHODS

A. Electrical Measurement and Calibration Details
A wiring diagram of the electrical components used to measure the voltage and current to each of the heaters and to adjust the power to each of the heaters is shown in Fig. 8 . A single dc power supply (Sorensen XG100-8.5) is used to power all of the heaters. While the design of each individual heater element on the test chip is identical, slight differences in metal deposition thickness, trace length, wire-bond resistance, lead wire length, and operational temperature can lead to small differences in their resistance. To ensure the uniform heat flux across the chip surface throughout testing, a potentiometer (Ohmite RES25RE) is added in series with each of the heaters; this provides a variable resistance that is used to adjust the voltage drop of each parallel branch and thus equalize the power applied by each heater. A voltage divider circuit (TE Connectivity 1622796-6, 10 k± 0.1% and TE Connectivity 8-1879026-9, 499 k± 0.1%) is wired in parallel to each heater of the test chip, which is used to step-down the voltage below the 10-V limit of the data acquisition hardware (National Instruments cDAQ-9178). For instance, as shown in Fig. 8 , the voltage across
, where V meas,1 is acquired from the data acquisition hardware, and R div1 and R div2 are known. The voltage drop (V shunt ) across a shunt resistor (R shunt ) (Vishay Y14880R10000B9R, 0.1 ± 0.1%) wired in series to each heater is used to calculate the current through each heater: I N = (V shunt,N /R shunt ). The total voltage drop and current are measured using the same techniques and are used to verify the individual measurements.
To calibrate the on-chip RTDs, the test chip is placed in a laboratory oven along with a Pt100 RTD (PR-10-3-100, Omega) that is used as the known reference temperature. The electrical resistance of the on-chip RTDs was measured at two different temperature levels: 50°C and 100°C. A linear fit is used to determine the relationship between the electrical resistance and temperature for each of the 18 RTDs across the chip surface.
B. Thermal and Hydrodynamic Testing Procedure
Prior to testing, the working fluid HFE-7100 is degassed via vigorous boiling and subsequent capture of the vapor; noncondensable gases escape during this process, leaving pure working fluid to be used for testing. HFE-7100 was chosen because of its high dielectric strength and low attenuation of RF signals; its boiling point is 61°C at 100 kPa. A two-phase flow loop is used to deliver fluid to the test section at a constant and known flow rate, inlet temperature, and outlet pressure. The magnetically coupled gear pump (GB-P23, Micropump) provides a constant flow rate that is independent of the system pressure drop; the flow rate is measured using a Coriolis mass flow meter (CMF010M, Micromotion). The differential pressure drops across the entire chip and across the microchannels are measured (PX2300, Omega) using pressure taps located in the inlet/outlet of manifold and microchannels, respectively. A detailed description of this flow loop is available in [41] . To characterize the two-phase heat sink performance under boiling conditions, the fluid temperature at the inlet to the test section was set to achieve a constant, relatively small subcooling below the saturation temperature. Experimental testing was performed at a fixed inlet temperature of 59°C (∼6°C below the saturation temperature at the outlet pressure), fixed absolute outlet pressure of 121 kPa, and fluid flow rates ranging from 150 to 350 g/min. During testing, the heat input to the test chip heaters begins at 0 W and is incremented in steps until a maximum chip temperature of 120°C is reached, with the steady-state data (temperatures, pressures, voltages, currents, and flow rates) being recorded at each heat input level. The fluid pressure drop is measured between the inlet and outlet streams at Level 1 and Level 8 [ Fig. 1(b)] ; the measurement at Level 1 provides the total pressure drop, while the measurement at Level 8 provides the channel pressure drop.
C. Data Reduction
The electrical power supplied to each heater is calculated using P = V × I , where V is the electrical voltage, and I is the electrical current. The total power supplied to the heaters P total is then calculated by summing the power to each of the heaters. Most of the applied heat is absorbed into the fluid via convective and boiling heat transfer; however, some of the heat is conducted into the test fixture and lost to the ambient. This heat loss was estimated prior to testing using the method outlined in [38] and was found to be Q loss = 0.02768 × (T chip,avg − T amb ). The net heat input is calculated by subtracting the calibrated heat loss Q loss from the supplied electrical power as Q in = P total − Q loss . The base heat flux is calculated by dividing the net heat input by the base footprint area A b . Pressure drop is measured at the inlet and outlet to the manifold as well as the inlet and outlet to the channels. Fig. 9 shows the average chip temperature as a function of base heat flux at four different fluid flow rates. Fluid enters the test chip at 59°C and is heated as it flows along the length of the channels. At low heat fluxes (<100 W/cm 2 approximately), the surface temperature rise is not sufficient to initiate boiling of the liquid. In this single-phase region, the convective heat transfer results in a linear chip temperature increase with heat flux at each flow rate. At higher heat fluxes, the fluid transitions to boiling, resulting in a lower temperature rise for a given increase in heat flux in the two-phase region compared to the single-phase regime; the slope of the curves in the two-phase regime is insensitive to flow rate, indicating that the boiling process governs heat transfer to the fluid. At some critical heat flux, the surface temperature experiences a sudden increase past the 120°C limit, and the heater power is cutoff; the last steady-state data point before this threshold terminates each curve shown in Fig. 9 . There is a slight degradation in performance (increasing slope) in each curve as the critical heat flux is approached. The critical heat flux is highly dependent on the fluid flow rates, and as flow rate increases, the higher heat fluxes can be dissipated before critical heat flux is encountered. The highest heat flux dissipated at a flow rate of 150 g/min is 305 W/cm 2 and at 350 g/min is 660 W/cm 2 , an increase of 116%. A more thorough analysis of performance trends in MMC heat sinks during two-phase operation is available in [38] and [41] . Fig. 10(a) shows the measured total pressure drop across the entire test chip, which includes pressure drop in the inlet and outlet manifolds as well as the microchannels. For each flow rate, the pressure drop is relatively constant in the single-phase region. Upon boiling incipience, the bulk fluid density decreases causing an increase in fluid velocity, followed by pressure drop. The two-phase pressure drop increases with heat flux due to the increase in vapor generation with increasing heat flux at a given flow rate. The pressure drop increases with increasing the flow rate in both the singleand two-phase regions, as expected. Fig. 10(b) shows both the total pressure drop across the test chip and the pressure drop across the microchannels for the highest flow rate of 350 g/min. A majority of the total pressure drop occurs in the manifold flow features; the channel pressure drop accounts for only 20%-27% of the total pressure drop, depending on the heat flux. This is important to note because the thermal performance is governed by the channel size; due to the discretization of the heat sink into a 9 × 9 array with very short flow paths, the pressure drop across the channels can be maintained at only 27 kPa for the maximum heat flux dissipation of 660 W/cm 2 . In the current design, the large maximum total pressure drop of 138 kPa is caused by the restriction of the manifold flow features to a compact envelope of only 5 mm × 5 mm × 2.3 mm such that the observed volumetric heat dissipation of 2870 W/cm 3 can be achieved.
IV. RESULTS
A. Thermal Performance
B. Pressure Drop
C. Discussion
To illustrate the compactness of the 9 × 9 heat sink array, its thermal and hydraulic performances are compared with our previous work. Fig. 11(a) shows the 350 g/min data from the current test vehicle having a 9 × 9 heat sink array compared to data from Drummond et al. [41] for a 3 × 3 array at a similar flow rate of 360 g/min. The samples have similar nominal channel geometries of approximately 15 μm × 150 μm. Overall, the thermal performance is very similar for the two different test vehicles. While the flow length and number of parallel flow paths differ significantly, the thermal performance is known to be largely governed by channel size and fluid quality during two-phase operation in confined microchannels, which are essentially the same across these data sets. Even though the thermal performance is very similar between the designs on a heat flux basis, the primary advantage of the 9×9 heat sink array is the small volumetric envelope of the compact integrated manifold, which is significantly reduced compared to the 3 × 3 array manifold. All functional flow features could be confined into a 5 × 5 × 2.3 mm 3 for the 9 × 9 manifold in this paper compared to an envelope of 25 × 8 × 10 mm 3 for the 3 × 3 manifold in our prior work. This translates to a maximum volumetric heat dissipation of 2870 W/cm 3 for the 9 × 9 array compared to a maximum of only 285 W/cm 3 for the 3 × 3 array. However, this compact manifold design requires smaller manifold flow features that increase the total pressure drop; Fig. 11(b) shows the total pressure drop for the 9 × 9 array compared to that the 3 × 3 array. The channel pressure drop for the 9 × 9 array is also shown for reference. Even though the 3 × 3 array would be expected to have a higher channel pressure drop (it was not measured), the 9 × 9 array still has a notably higher total pressure drop at a given heat flux, due to the dominant contribution of the manifold flow resistance to the overall pressure drop.
V. CONCLUSION
A compact hierarchical MMC heat sink was fabricated and tested. The hierarchical manifold consists of eight fluid routing levels which distribute fluid uniformly to a dense 9 ×9 array of embedded microchannel heat sinks. All fluid features are fabricated using photolithography and DRIE processes. The individually addressable heaters and four-wire RTDs are patterned directly on the top of the microchannel wafer to provide heating and local temperature sensing. The fabricated dies are aligned using a custom-designed assembly fixture and thermocompression bonded. With stringent size constraints on most heat sinks, this compact, robust manifold design provides a functional manifold within a total envelope volume of 5 × 5 × 2.3 mm 3 .
The thermal performance of the 9 × 9 array heat sink at a given flow rate is very similar to the previous work that investigated 3 × 3 arrays. However, due to the integration of a compact manifold, a volumetric heat density of up to 2870 W/cm 3 is dissipated from the 9 × 9 array, an order of magnitude higher than that with the 3 × 3 array. While the microchannel pressure drop was only 27 kPa for the maximum heat flux dissipation of 660 W/cm 2 , a majority of the pressure drop (80% of the total) occurs in the manifold for these extremely small fluid flow features, resulting in a total pressure drop of 138 kPa at this heat flux.
